|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
MH88634CV-K Central Office Interface Circuit Data Sheet Features * * * * Loop Start Trunk Interface 600 2-4 Wire Conversion Line state Detection Outputs: * Forward Loop * * * * * * * Reverse Loop Ringing Voltage Switch Hook * * Digital Loop Carrier Optical Multiplexer Ordering Information MH88634CV-K 21 Pin SIL Package 0C to 70C September 2003 One Relay Driver On-Hook Reception Small footprint area Meets FCC Part 68 Leakage Current Requirements Description The Zarlink MH88634CV-K Central Office Interface Circuit trunk provides a complete analog and signalling link between audio switching equipment and a telephone line. The device is fabricated as a thick film hybrid incorporating various technologies for optimum circuit design and very high reliability. The component design has been changed to improve the general performance of the part. It is also now capable of operating at a 24V battery and on hook reception. The main difference between the MH88634BV-2 and MH88634CV-K is that SHK is active high on the CV-K. VCC VEE AGND Applications Interface to Central Office for: * * * * * PABX Key Telephone Systems Channel Bank Voice Mail Terminal Equipment RV FL RL SHK XLA XLB XLC XLD Status Detection TIP Dummy Ringer RING LRC LRD Loop Relay Driver Line Termination 2 - 4 Wire Hybrid Receive Gain RX Transmit Gain Impedance Matching Network Balance TX VRLY Figure 1 - Functional Block Diagram 1 Zarlink Semiconductor Inc. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 2003, 2001 Zarlink Semiconductor Inc. All Rights Reserved. MH88634CV-K TIP RING XLA XLD XLB XLC IC IC IC SHK RX VEE TX RV FL RL VCC AGND LRC VRLY LRD 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 Data Sheet Figure 2 - Pin Connections Pin Description Pin # 1 2 3 4 5 6 7-9 10 11 12 13 14 15 Name TIP RING XLA XLD XLB XLC IC SHK RX VEE TX RV FL Description Tip Lead. Connects to the "Tip" lead of a Telephone Line. Ring Lead. Connects to the "Ring" lead of a Telephone Line. Loop Relay Contact A. Connects to XLB through the Loop relay (K1) contacts when the relay is activated. Loop Relay Contact D. Connects to XLC through the loop relay (K1) contacts, when the relay is activated. Loop Relay Contact B. Connects to XLA through the loop relay (K1) contacts, when the relay is activated. Loop Relay Contact C. Connects to XLD through the loop relay (K1) contacts, when the relay is activated. Internal Connection. No connection should be made to this pin. Switch Hook (Output). A logic 0 indicates the presence of forward or reverse battery voltage when LRC is logic 0 and the presence of forward or reverse loop current when LRC is logic 1. Receive (Input). 4-Wire ground (AGND) referenced analog input. Negative Supply Voltage. -5V DC Transmit (Output). 4-Wire ground (AGND) referenced analog output. Ringing Voltage Detect (Output). A logic low indicates that ringing voltage is across the Tip and Ring leads. Forward Loop Detect (Output). In the on-hook state, a logic 0 output indicates that forward loop battery is present. In the off-hook state, a logic 0 indicates that forward loop current is present. 2 Zarlink Semiconductor Inc. MH88634CV-K Pin Description (continued) Pin # 16 Name RL Description Data Sheet Reverse Loop Detect (Output). In the on-hook state, a logic 0 output indicates that reverse loop battery is present. In the off-hook state, a logic 0 output indicates that reverse loop current is present. Positive Supply Voltage. +5V DC Analog Ground. 4-wire ground (AGND). Normally connected to system ground. Loop Relay Control (Input). A logic 1 activates the Loop Relay Driver output (LRD). Relay Positive Supply Voltage. Typically +5V. Connects to the relay supply voltage. Loop Relay Drive (Output). Connects to the Loop Relay Coil. When LRC is at a logic 1 an open collector output at LRD sinks current and energizes the relay. 17 18 19 20 21 VCC AGND LRC VRLY LRD Functional Description The MH88634CV-K is a Central Office Interface Circuit (COIC). It is used to correctly terminate a Central Office 2wire telephone line. The device provides a signalling link and a 2-4 Wire line interface between the Telephone Line and subscriber equipment. The subscriber equipment can include Private Branch Exchanges (PBXs), Key Telephone Systems, Terminal Equipment, Digital Loop Carriers and Wireless Local Loops. All descriptions assume that the device is connected as in the application circuit shown in Figure 3. Isolation Barrier The MH88634CV-K provides an isolation barrier which is designed to meet FCC Part 68 (November 1987) Leakage Current Requirements. External Protection Circuit An external Protection Circuit Device assists in preventing damage to the device and the subscriber's equipment, due to over-voltage conditions. The type of protection required is dependant upon the application and regulatory standards. Further details should be obtained from the specific country's regulatory body. Typically you will need lightening protection supplied by resettable fuses or PTCTM and mains crossover protection via a foldover diode. Suitable Markets The MH88634CV-K has fixed 600 line and network balance impedance for use in North America and Asia. Line Termination When LRC is at a logic 1, LRD will sink current which energizes the Loop Relay (K1), connecting XLA to XLB and XLC to XLD. This places a line termination across Tip and Ring. The device can be considered to be in an off-hook state and DC loop current will flow. The line termination consists of a DC resistance and an AC impedance. When LRC is at a logic 0, the line termination is removed from across Tip and Ring. An internal Dummy Ringer is permanently connected across Tip and Ring which is a series AC load of (17k+330nF). This represents a mechanical telephone ringer and allows ringing voltages to be sensed. This load can be considered negligible when the line has been terminated. Depending on the Network Protocol being used the Line Termination can terminate an incoming call, seize the line for an outgoing call, or if applied and disconnected at the correct rate can be used to generate dial pulse signals. 3 Zarlink Semiconductor Inc. MH88634CV-K Data Sheet The DC line termination circuitry provides the line with an active DC load termination which is equivalent to a DC resistance of 280 at 20mA. Ringing Equivalent Number The Ringing Equivalent Number (REN) is application specific. See the governing regulatory body specification for details. Input Impedance The input impedance (Zin) is the AC impedance that the MH88634CV-K places across Tip and Ring to terminate the Telephone line. This is fixed at 600. Network Balance Impedance The MH88634CV-K Network Balance Impedance is fixed at 600. 2-4 Wire Conversion The device converts the balanced 2-Wire input, presented by the line at Tip and Ring, to a ground referenced signal at TX. This circuit operates with or without loop current; signal reception with no loop current is required for on-hook reception enabling the detection of Caller Line Identification (CLI) signals. Conversely, the device converts the ground referenced signal input at RX, to a balanced 2-Wire signal across Tip and Ring. The 4-Wire side (TX and RX) can be interfaced to a filter/codec, such as the Zarlink MT896X, for use in digital voice switched systems. During full duplex transmission, the signal at Tip and Ring consists of both the signal from the device to the line and the signal from the line to the device. The signal input at RX, being sent to the line, must not appear at the output TX. In order to prevent this, the device has an internal cancellation circuit. The measure of attenuation is Transhybrid Loss (THL). Transmit and Receive Gain The Transmit Gain of the device is the gain from the balanced signal across Tip and Ring to the ground referenced signal at TX. It is set at 0dB. The Receive Gain of the device is the gain from the ground referenced signal at RX to the balanced signal across Tip and Ring. It is set at -2dB. Supervision Features Line Status Detection Outputs The MH88634CV-K supervisory circuitry provides the signalling status outputs which are monitored by the system controller. The supervisory circuitry is capable of detecting: Ringing Voltage; Forward and Reverse loop battery; Forward and Reverse loop current; and Switch Hook. Ringing Voltage Detect Output (RV) The RV output provides a logic 0 when ringing voltage is detected across Tip and Ring. This detector includes a filter which ensures that the output toggles at the ringing cadence and not at the ringing frequency. Typically this 4 Zarlink Semiconductor Inc. MH88634CV-K Data Sheet output switches to a logic 0 after 50ms of applied ringing voltage and remains at a logic 0 for 50ms after ringing voltage is removed. RV shall not toggle during ringing. Forward Loop and Reverse Loop Detect Outputs (FL & RL) The FL output provides a logic 0 when either forward loop battery or forward loop current is detected, that is the Ring pin voltage is more negative than the Tip pin voltage. The RL output provides a logic 0 when either reverse loop battery or reverse loop current is detected, that is the Tip pin voltage is more negative than the Ring pin voltage. Switch Hook (SHK) The SHK output is active if either forward loop or reverse loop current is detected, or if forward or reverse battery voltage is detected. Control Input The MH88634CV-K accepts a control signal from the system controller at the Loop Relay Control input (LRC). This energizes the relay drive output Loop Relay Drive (LRD). The output is active low and has an internal clamp diode to VRLY. The intended use of this relay driver is to add and remove the Line Termination from across Tip and Ring, as shown in Figure 3. If this Control input and the Supervisory Features are used as indicated in Figure 3, Loop-Start Signalling can be implemented. Mechanical Data See Figure 9 for details of the mechanical specification. 5 Zarlink Semiconductor Inc. MH88634CV-K MH88634 +5V Tip Protection Circuit Ring +5V 21 20 19 K1 1 TIP VCC 17 C1 Data Sheet 2 RING 13 TX K1 LRD RX VRLY LRC XLB XLA Analog Out 11 Analog In Loop Relay Control RV FL RL SHK 14 15 16 10 Ringing Detect Forward Loop Reverse Loop Switch Hook 5 3 K1 6 XLC 4 XLD AGND VEE 18 C2 12 NOTES: 1) K1 Electro Mechanical 2 Form A 2) C1 and C2 are decoupling capacitors -5V Figure 3 - Typical LS Application Circuit Absolute Maximum Ratings* Parameters 1 2 3 4 DC Supply Voltages DC Ring Relay Voltage Storage Temperature Ring Trip Current Sym VCC VEE VRLY TS Min -0.3 0.3 -0.3 -55 Max 7 -7 18 +125 180 Units V V V C mArms Comments ITRIP 250ms 10% duty cycle or 500ms single shot *Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied. Recommended Operating Conditions Parameters 1 2 3 DC Supply Voltages DC Ring Relay Voltage Operating Temperature Sym VCC VEE VRLY TOP Min 4.75 -4.75 0 Typ 5.0 -5.0 5.0 25 Max 5.25 -5.25 15 70 Units V V V C Typical figures are at 25C with nominal 5V supplies and are for design aid only. 6 Zarlink Semiconductor Inc. MH88634CV-K DC Electrical Characteristics Characteristics 1 2 3 Supply Current Power Consumption Low Level Output Voltage High Level Output Voltage Sym ICC IEE PC VOL VOH Min Typ 5 2.5 37.5 2.4 Max 13 13 137 0.5 Units mA mA mW V V Data Sheet s Test Conditions FL RL SHK RV LRD LRC LRC VBAT not connected IOL = 4mA IOH = 0.4mA 4 5 6 Sink Current, Relay to VCC Clamp Diode Current Low Level Input Voltage High Level Input Voltage High Level Input Current Low Level Input Current IOL ICD VIL VIH IIH IIL 100 150 0.8 3.20 40 40 mA mA V V A A VOL = 0.5V not continuous, LRC=5V VIH = 5.0V Electrical Characteristics are over recommended operating conditions unless otherwise stated. Typical figures are at 25C with nominal 5V supplies and are for design aid only. Loop Electrical Characteristics Characteristics 1 2 3 4 5 Ringing Voltage Operating Loop Current Off-Hook DC Resistance Leakage Current (Tip-Ring to AGND) SHK & FL Threshold Tip-Ring (On-hook) Tip-Ring Current (Off-Hook) SHK & RL Threshold Tip-Ring (On-Hook) Tip-Ring Current (Off-Hook) Sym VR Min 40 16 Typ 90 270 Max 150 85 280 7 21 15 21 -15 Units Vrms mA mArms Vdc mA Vdc mA Test Conditions 17 to 68Hz @ 20mA Note 1 @ 1000VAC LRC = 0V LRC = 5V LRC = 0V LRC = 5V 12 10.5 12 10.5 6 Electrical Characteristics are over recommended operating conditions unless otherwise stated. Typical figures are at 25C with nominal 5V supplies and are for design aid only. Note 1: Maximum figure of 282 at 0C 7 Zarlink Semiconductor Inc. MH88634CV-K AC Electrical Characteristics Characteristics 1 2 3 2-wire Input Impedance Return Loss at 2-wire Longitudinal to Metallic Balance Symbol Zin RL 20 58 55 53 20 -0.25 -0.3 -2.25 -0.3 Min Typ 600 29 60 60 58 27 0 0 -2 0 10 5 0.25 0.3 -1.75 0.3 Max Units dB dB dB dB dB dB dB dB dB k dBm dBm 1.0 1.0 NC 15 15 PSRR 25 25 -1 48 47 0 dB dB dB 16.5 16.5 dBrnC dBrnC % % Data Sheet Test Conditions -2 Variant Test Circuit as Fig 6 200-3400 Hz Test Circuit as Fig 7 200Hz 1000Hz 3400Hz 200-3400Hz Test Circuit as Fig 4 1000Hz 200-3400Hz Test Circuit as Fig 5 1000Hz 200-3400Hz 4 5 Transhybrid Loss Gain, 2 wire to TX Relative Gain Gain, Rx to 2 wire Relative Gain Input impedance at RX Output impedance at TX Signal Overload Level at 2-wire at TX Total Harmonic Distortion at 2-wire at TX THL 6 7 8 9 % THD < 5% @ 20mA 4.0 1.7 THD Input 0.5V, 1kHz @ RX Input 0.5V, 1kHz @ Tip-Ring 10 11 Idle Channel Noise at 2-Wire at TX Power Supply Rejection Ratio at 2-wire and TX VCC VEE On-Hook Gain, 2-Wire to TX Relative to Off-Hook Gain Met. to Long. Balance -2 Variant -4 Variant 12 Ripple 0.1V, 1kHz 13 14 1 Input 1000Hz @ 0.5V Test Circuit as Fig. 8 15 Common Mode Rejection Ratio CMRR 60 40 55 40 48 62 48 62 48 55 dB 200-1000Hz 1000-3400Hz 200-1000Hz 1000-3400Hz Test Circuit as Fig. 7 1000Hz, FL = 0V, ILoop = 25mA Electrical Characteristics are over recommended operating conditions unless otherwise stated. Typical figures are at 25C with nominal 5V supplies and are for design aid only. 8 Zarlink Semiconductor Inc. MH88634CV-K -V +5V -5V 10H 300 100uF RING I = 25mA + Data Sheet VCC XLA XLB XLC XLD VEE ~ 100uF TIP + AGND 10H 300 Vs = 0.5V 600 Vtx V TX RX Gain = 20 * Log (Vtx/Vs) Figure 4 - 2-4 Wire Gain Test Circuit +5V -5V -V VCC XLA XLB XLC XLD VEE 10H 300 100uF RING I = 25mA + VZ Z = 600 TX RX Vs = 0.5V TIP AGND 100uF + ~ 10H 300 Gain = 20 * Log (Vz/Vs) Figure 5 - 4-2 Wire Gain Test Circuit 9 Zarlink Semiconductor Inc. MH88634CV-K +5V -V 10H 300 100uF RING I = 25mA + 368 V1 368 100uF TIP AGND 10H 300 Return Loss = 20 * Log (V1\Vs) + Data Sheet -5V VCC XLA XLB XLC XLD VEE 600 ~ Vs = 0.5V TX RX Figure 6 - Return Loss Test Circuit +5V -5V -V VCC XLA XLB XLC XLD VEE 10H 300 100uF RING I = 25mA + 368 V1 368 Vtx VEX V TX RX AGND TIP 100uF + 10H 300 ~ Vs = 0.5V Long to Met Bal. = 20 * Log (V1\Vs) CMRR = 20 * Log (Vtx\Vs) - ( 2-4W Gain) Figure 7 - Longitudinal to Metallic Balance and CMRR Test Circuit 10 Zarlink Semiconductor Inc. MH88634CV-K Data Sheet +5V -5V -V VCC XLA XLB XLC XLD VEE 10H 300 100uF RING I = 25mA + 368 Vs = 0.5V 510 V1 TX RX AGND TIP 100uF + 10H 300 ~ 368 Met to Long Bal. = 20 * Log (V1\Vs) Figure 8 - Metallic to Longitudinal Balance Test Circuit 0.13 Max (3.3 Max) 0.14 Max (3.6 Max) 2.120 Max (53.85 Max) 0.625 Max (15.9 Max) 1 0.180 + 0.020 (4.57 + 0.51) 0.010 + 0.002 (0.25 + 0.05) Notes: *0.06+0.02 (1.52+0.05) 0.020 +0.005 (0.5 +0.13) * 0.100 + 0.010 (2.54 + 0.25) 1) Not to scale 2) Dimensions in inches.(Dimensions in millimetres) 3) Pin tolerances are non-accumulative. 4) Recommended soldering conditions: Wave soldering temperature 260C for 10 secs. * Dimensions to centre of pin. Figure 9 - Mechanical Data 11 Zarlink Semiconductor Inc. MH88634CV-K 2.12 Max (53.85 Max) Data Sheet 0.62 Max (15.75 Max) 1 0.080 +0.020 (2.03 +0.51) 0.170 Max (4.32 Max) 0.080 Max (2.03 Max) Notes: 1) Not to scale 2) Dimensions in inches. (Dimensions in millimetres) 3) Pin tolerances are non-accumulative. 4) Recommended soldering conditions: Wave Soldering Max temp at pins 260 for 10 secs. * Dimensions to centre of pin. * 0.100 0.010 (2.54 0.25) 0.260 +0.015 (6.60 +0.38) 0.250 0.020 (6.35 0.51) 0.020 +0.005 (0.51 +0.13) Figure 10 - MH88634CV-KT-2 Mechanical Information 12 Zarlink Semiconductor Inc. For more information about all Zarlink products visit our Web Site at www.zarlink.com Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink. This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request. Purchase of Zarlink's I2C components conveys a licence under the Philips I2C Patent rights to use these components in and I2C System, provided that the system conforms to the I2C Standard Specification as defined by Philips. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright Zarlink Semiconductor Inc. All Rights Reserved. TECHNICAL DOCUMENTATION - NOT FOR RESALE |
Price & Availability of MH88634CV-K |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |